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Abstract
GPUs have recently attracted our attention as accelerators on a wide variety of algorithms, including assorted
examples within the image analysis ﬁeld. Among them, wavelets are gaining popularity as solid tools for data mining
and video compression, though this comes at the expense of a high computational cost. After proving the eﬀectiveness
of the GPU for accelerating the 2D Fast Wavelet Transform [1], we present in this paper a novel implementation on
manycore GPUs and multicore CPUs for a high performance computation of the 3D Fast Wavelet Transform (3D-
FWT). This algorithm poses a challenging access pattern on matrix operators demanding high sustainable bandwidth,
as well as mathematical functions with remarkable arithmetic intensity on ALUs and FPUs. On the GPU side, we
focus on CUDA programming to develop methods for an eﬃcient mapping on manycores and to fully exploit the
memory hierarchy, whose management is explicit by the programmer. On multicore CPUs, OpenMP and Pthreads
are used as counterparts to maximize parallelism, and renowned techniques like tiling and blocking are exploited
to optimize the use of memory. Experimental results on an Nvidia Tesla C870 GPU and an Intel Core 2 Quad
Q6700 CPU indicate that our implementation runs three times faster on the Tesla and up to ﬁfteen times faster when
communications are neglected, which enables the GPU for processing real-time videos in many applications where
the 3D-FWT is involved.
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1. Introduction
The newest versions of programmable GPUs provide a compelling alternative to traditional CPUs, delivering
extremely high ﬂoating point performance for scientiﬁc applications which ﬁt their architectural idiosyncrasies [2].
Both Nvidia and AMD have released software components aimed to exploit the GPU computational power beyond a
traditional graphics processor. CUDA [3] is Nvidia’s solution as a simple block-based API for programming; AMD’s
solution is called Stream Computing [4]. Those companies have also developed hardware products aimed speciﬁcally
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at the scientiﬁc General Purpose GPU (GPGPU) computing market: The Tesla products [5] are from NVIDIA, and
Firestream [4] is AMD’s product line. Between Stream Computing and CUDA, we chose the latter to program the
GPU for being more popular and complete. More recently, the OpenCL framework [6] emerges as an attempt to unify
those two models with a superset of features, for which we are conﬁdent on an eventual portability for the methods
described throughout this paper without loss of generality.
On its evolution towards high-performance general-purpose computing, image processing has proven to be of great
success for GPUs, and within this ﬁeld, the Fast Wavelet Transform (FWT) constitutes an extraordinary opportunity
for a GPU acceleration for two primary reasons: Its computational cost, and more important, the leading role it is
assuming in many applied areas like biomedical analysis, video compression and data mining in general.
The FWT is a memory intensive application containing assorted access patterns where memory optimizations
constitute a major challenge. Fortunately, CUDA provides a set of powerful low-level mechanisms for controlling the
use of memory and its hierarchy. This aﬀects performance at the expense of a programming eﬀort, which is the main
focus of this paper.
There have already been several implementations of the 2D-FWT on a GPU. In [7], a SIMD algorithm runs the 2D-
DWT on a GeForce 7800 GTX using Cg and OpenGL, with a remarkable speed-up. A similar eﬀort in [8] combined
Cg and the 7800 GTX to report a 1.2x-3.4x speed-up versus a CPU counterpart. In a previous work [1], we contributed
with a CUDA implementation for the 2D-FWT running more than 20 times faster than a sequential C version on a
CPU, and more than twice faster than optimized OpenMP and Pthreads versions implemented on multicore CPUs.
This work extends our analysis to the 3D scenario, where speed-up factors have been improved using a new set of
optimization techniques.
The rest of the paper is organized as follows. Section 2 presents the foundations of the 3D-FWT. Section 3
describes our implementation eﬀort on multicore CPUs. Section 4 focuses on the speciﬁcs of the GPU programming
with CUDA, and Section 5 outlines the GPU implementation and optimizations carried out. Section 6 analyzes
performance and Section 7 concludes.
2. The Wavelet Transform
The basic idea of the wavelet transform is to represent any arbitrary function f as a weighted sum of functions,
referred to as wavelets. In multiresolution analysis, two functions exist: the mother wavelet and its associated scaling
function. Therefore, the wavelet transform can be implemented by quadrature mirror ﬁlters (QMF), G = g(n) and
H = h(n) nÿZ. H and G correspond to low and high pass ﬁlters, respectively, calculated at each step of the wavelet
decomposition process. For a more detailed analysis of the relationship between wavelets and QMF see [9].
Given a discrete signal s, with a length of 2n, each of those output ﬁlters are down-sampled by two. The process is
then repeated on the H band to generate the next level of decomposition. This procedure is referred to as the 1D Fast
Wavelet Transform (1D-FWT).
It is not diﬃcult to generalize the 1D-FWT to a multi-dimensional case [9]. The 2D-FWT of an image computes
the 1D transform over image rows and columns separately, and then down-samples to start the next decomposition
level. The 3D case of a video sequence introduces the temporal dimension to represent an array of 2D images (the
video frames). Here, the 3D-FWT is computed by applying the 1D-FWT across all frames for each row and column
to obtain two volumes: The reference video, or low-pass ﬁlter, and the detailed video, or high-pass ﬁlter. Then, the
2D-FWT is applied on both volumes, once per frame, to ﬁnalize the process.
2.1. Memory footprint
Based on previous work [10], we consider Daubechie’s W4 mother wavelet [11] as an appropriate baseline func-
tion. This selection determines the access pattern to memory for the entire 3D-FWT process. Let us assume an input
video sequence consisting of a number of frames (3rd dimension), each composed of a certain number of rows and
columns (1st and 2nd dimension).
First, the 1D-FWT is performed across all frames for each row and column, that is, we apply the 1D-FWT rows×
cols times in the third dimension. The ﬁrst 1D-FWT instance requires four elements to calculate the ﬁrst output
element for the reference video and the detailed video, with these elements being the ﬁrst pixel belonging to the ﬁrst
four frames. The second output element for the reference and detailed video are calculated using the ﬁrst pixel of
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Table 1: Execution times in milliseconds on an Intel Core 2 Quad Q6700 CPU when running a 3D-FWT for an input video
containing 64 frames. A baseline 3D-FWT is compared against assorted versions using diﬀerent C compilers, command-line ﬂags
and parallelization strategies.
Optimizations Frame size
Programming language and/or tool Parallel Tiles Blocks 512 x 512 1K x 1K 2K x 2K
C and g++ compiler No No No 990.76 5245.62 34798.70
C and g++ (-O3 ﬂags) No Yes No 392.77 (2.5x) 1592.72 (3.3x) 6404.40 (5.4x)
C and icc (-O3 ﬂags) No Yes No 309.46 (3.2x) 1272.16 (4.1x) 5023.09 (6.9x)
C using icc optimal (*) No Yes No 305.37 (3.2x) 1231.34 (4.2x) 4773.52 (7.3x)
(*) Optimal ﬂags for the icc compiler at command-line are: {-03, -parallel, -par-threadshold0, -xT}
OpenMP (4 threads) Yes Yes No 186.47 762.59 3142.29
” + Pthreads Yes Yes No 176.91 715.85 2889.97
OpenMP (4 threads) Yes Yes Yes 166.79 687.17 2831.32
” + Pthreads Yes Yes Yes 156.09 655.33 2843.43
the third, fourth, ﬁfth and sixth video frames. We continue this way until the entire reference and detailed video are
calculated, and these data are the input used for the next stage.
Second, the 2D-FWT is performed f rames times, i.e., once per frame. This is translated into rows instances of
the 1D-FWT to sweep over the ﬁrst dimension, followed by cols instances of the 1D-FWT to complete the second
dimension.
2.2. Improving data locality
For the sake of simplicity, let us focus now on the 2D-FWT process. This transform is performed by ﬁrst applying
the 1D-FWT on each row (horizontal ﬁltering) of the image, followed by the 1D-FWT on each column (vertical
ﬁltering). The fact that vertical ﬁltering computes each column entirely before advancing to the next column, forces
the cache lines belonging to the ﬁrst rows to be replaced before the algorithm moves on to the next column. Meerwald
et al. [12] propose two techniques to overcome this problem: row extension and aggregation.
Row extension adds some dummy elements so that the image width is no longer a power of two, but co-prime with
the number of cache sets. This technique makes sense when we use large images with a width equal to a power of
two, and ﬁlter length is greater than four on a four-way associative cache. But in our speciﬁc case, we use a eight-way
associative cache.
Aggregation ﬁlters a number of adjacent columns consecutively before moving on to the next row, instead of
performing vertical ﬁltering on a column by column basis. When the number of columns ﬁltered consecutively
matches the image width, aggregation is called tiling.
Other studies [13, 14] have also reported remarkable improvements when applying the tiling technique over the
2D-FWT algorithm. Our experience implementing on a CPU the sequential 2D-FWT algorithm revealed a reduction
of almost an order of magnitude in the overall execution time with respect to a baseline version. This process can
straightforwardly be applied to the 3D case. The upper side of Table 1 reports solid gains on execution times as well,
which range from 2-3x factors on small frame sizes to 5-7x factors on larger ones. Selected compilers are ICC (Intel C
Compiler) [15], a corporate tool, and GCC (GNU Compiler Collection) [16], a free compiler developed by the GNU
project. Input data were recovered from ﬁles in PGM format, where a single component (grayscale) was used. I/O
time to read grayscale images from ﬁle was not considered. From now on, only the tiled 3D-FWT version is taken for
parallelization purposes, either on CPU or GPU.
3. Parallelization on a multicore CPU
For an eﬃcient 3D-FWT parallelization on multicore CPUs, three diﬀerent paths are explored: (1) Automatic
parallelization driven by compilers, (2) semi-automatic parallelization using OpenMP, and (3) explicit thread-level
parallelism with pthreads.
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Our ﬁrst attempt uses the following ﬂags in the C compiler (besides -03): -parallel generates multi-threaded
code for loops; -par-threadshold0 sets a threshold for automatic parallelization of loops based on the probability
of a proﬁtable parallel execution; ﬁnally, -xT generates specialized code and enables vectorization. Execution times
(see central rows in Table 1) report modest compiler gains, which encourages us to get involved in the parallelization
process.
OpenMP [17] is an API for multi-platform shared-memory parallel programming in C/C++ and Fortran. An
OpenMP parallel version for the 3D-FWT with tiling requires a moderate programming eﬀort, and can fully exploit
as many cores as the CPU may have. In our case, we limit the study to a quad-core platform, focusing on scalability
and raw performance. Minimal changes were required with respect to the sequential code for the 3D-FWT due to the
high-level expression of OpenMP. In particular, a single directive #pragma omp parallel for was applied to deﬁne a
parallel region on the main for loop sweeping over frames. Execution times for this 3D-FWT version are shown in
the lower side of Table 1. Performance was studied depending on the number of running threads, with four threads
to provide the best results versus counterparts based on one, two and eight threads. This parallel version reduces the
execution time around 40% with respect to the previous optimization eﬀort using the sequential C language.
Our last eﬀort uses Pthreads to extract parallelism in an explicit way. This OpenMP version combined with
Pthreads improves execution times between 5% for the small image and 9% for the larger one, and a good scalability
is preserved on the multicore CPU (see Table 1, lower side).
3.1. Blocking for further optimizations
We decompose frames processing with the aim of improving data locality in our 3D-FWT code: Instead of calcu-
lating two entire frames, one for the detailed video and another one for the reference video, we split them into smaller
blocks, on which the 2D-FWT with tiling is applied.
The last two rows in Table 1 report marginal gains when blocking is enabled, suggesting that the 3D-FWT is not
a memory bandwidth bound kernel when running on a multicore CPU.
4. Compute Uniﬁed Device Architecture
The Compute Uniﬁed Device Architecture (CUDA) [3] is a programming interface and set of supported hardware
to enable general purpose computation on Nvidia GPUs. The programming interface is ANSI C extended by several
keywords and constructs which derive into a set of C language library functions as a speciﬁc compiler generates the
executable code for the GPU. Since CUDA is particularly designed for generic computing, it can leverage special
hardware features not visible to more traditional graphics-based GPU programming, such as small cache memories,
explicit massive parallelism and lightweight context switch between threads.
4.1. Hardware platforms
All graphics hardware by Nvidia is compliant with CUDA: For low-end users and gamers, we have the GeForce
series; for high-end users and professionals, the Quadro series; for general-purpose computing, the Tesla boards.
Focusing on Tesla, we have either the C870 card or the S870 1U rack-mount chassis endowed with four GPUs. These
are based on the G80 architecture, recently upgraded with the GT200 GPU to release the Tesla C1060 and S1070
models. Our target architecture, the Tesla C870 card, contains 128 cores and 1.5 GB of video memory to deliver a
peak performance of 518 GFLOPS (single precision), a peak on-board memory bandwidth of 76.8 GB/s and a peak
main memory bandwidth of 4 GB/s under its PCIe x16 interface.
4.2. Execution model
The G80 parallel architecture is a SIMD (Single Instruction Multiple Data) processor consisting of 128 cores.
Cores are organized into 16 multiprocessors, each having a large set of 8192 registers, a 16 KB shared memory very
close to registers in speed (both 32 bits wide), and constant and texture caches of a few kilobytes. Each multiprocessor
can run a variable number of threads, and the local resources are divided among them. In any given cycle, each core in
a multiprocessor executes the same instruction on diﬀerent data based on its threadId, and communication between
multiprocessors is performed through global memory.
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Table 2: Major hardware and software limitations with CUDA. Constraints are listed for the G80 GPU.
Hardware feature Value Software limitation Value
Multiprocessors (MP) 16 Threads /Warp 32
Processors /MP 8 Thread Blocks /MP 8
32-bit registers /MP 8192 Threads / Block 512
Shared Memory /MP 16 KB Threads /MP 768
4.3. Programming Elements
The key elements for understanding optimizations of a CUDA program are the following:
• A program is decomposed into blocks running in parallel. Assembled by the developer, a block is a group
of threads that is mapped to a single multiprocessor, where they share 16 KB of memory. All threads in
blocks concurrently assigned to a single multiprocessor divide the multiprocessor’s resources equally amongst
themselves. This tradeoﬀ between parallelism and thread resources must be wisely solved by the programmer
on a certain architecture given its limitations, which are listed in Table 2 for the case of the Tesla C870.
• The developer explicitly divides the data amongst the threads in a block in a SIMD fashion. Context switch is
very fast in CUDA, which encourages the programmer to declare a huge amount of threads structured in blocks
to maximize parallelism and hide memory latency.
• The threads of a block are executed in groups of 32 threads called warps. A warp executes a single instruction
at a time across all its threads in 4 clock cycles. The threads of a warp may follow their own execution path and
this divergence is handled in hardware, but the GPU is much more eﬃcient when all threads execute the same
instructions on diﬀerent data based on their unique thread ID.
• A kernel is the code to be executed by each thread. When a kernel is invoked on the GPU, the hardware
scheduler launches thread blocks on available multiprocessors Threads run on diﬀerent processors of the mul-
tiprocessors sharing the same executable and global address space, though they may not follow the same path
of execution. A kernel is organized into a grid as a set of thread blocks.
4.4. Memory optimizations
4.4.1. Conﬂicts on shared memory banks
Attention must be paid to how the threads access the 16 banks of shared memory, since only when the data resides
in diﬀerent banks can all of the available ALU bandwidth truly be used.
Each bank only supports one memory access at a time; the rest are serialized, stalling multiprocessor’s running
threads until their operands arrive. The use of shared memory is explicit within a thread, which allows the programmer
to solve bank conﬂicts wisely.
4.4.2. Coalescing on global memory accesses
Coalescing is another critical issue related to memory performance. A coalesced access involves a contiguous
region of global memory where the starting address must be a multiple of region size and the kth thread in a half-
warp must access the kth element in a block being read. This way, the hardware can serve completely two coalesced
accesses per clock cycle, which maximizes memory bandwidth. Otherwise, scattered (uncoalesced) accesses results
in memory divergence and requires to perform one memory transaction per thread.
It is programmer’s responsibility to organize memory accesses suﬃciently close together so that they can be
coalesced on each GPU architecture. In general, memory accesses to consecutive positions are more than ten times
faster than those using strides.
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Figure 1: The CUDA kernel for computing the FWT on each video frame when an optimal block size of 128 threads is used. The
diagram is tailored to a frame size of 128x128 pixels, which forces a topology of 128x1 blocks for the grid. The i-th block loads
4x128 pixels into shared memory and computes 128 pixels for H and G, storing them in its i-th row.
5. Parallelization on a manycore GPU
This section describes our parallelization strategies on a GPU using CUDA, along with some optimizations per-
formed investing a similar eﬀort to that outlined for the CPU case in section 3.
Our 3D-FWT implementation in CUDA consists of the following three major steps:
1. The host (CPU) allocates in memory the ﬁrst four video frames coming from a .pgm ﬁle.
2. The ﬁrst four images are transferred from main memory into video memory. The 1D-FWT is then applied to
the ﬁrst four frames over the third dimension to obtain a couple of frames for the detailed and reference videos.
Figure 1 illustrates this procedure for an optimal block size of 128 threads. Each thread loads four pixels into
shared memory and computes an output H and G pair. The grid is composed of rows × cols/128 blocks.
3. The 2D-FWT is applied to the frame belonging to the detailed video, and subsequently, to the reference video
(see Figure 2). Results are then transferred back to main memory.
The whole procedure is repeated for all remaining input frames, taking two additional frames on each new itera-
tion. Figure 3 summarizes the way the entire process is implemented in CUDA. On each new iteration, two frames are
copied, either at the beginning or at the second half depending on the iteration number. In particular, the ﬁrst iteration
copies frames number 0, 1, 2 and 3 to obtain the ﬁrst detailed and reference video frames, the second iteration involves
frames 2, 3, 4 and 5 to obtain the second detailed and reference video frames, and so on. Note that frames 4 and 5
occupy the memory formerly assigned to frames 0 and 1, which requires an interleaved access to frames in the second
iteration.
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Figure 2: The CUDA kernel for computing the 2D-FWT on a 128 × 128 image.
Table 3: The reduction in the execution time (msecs.) when our CUDA optimizations are applied to the 3D-FWT code for a video
of 64 frames of diﬀerent sizes.
Frame size
Code version 512 x 512 1K x 1K 2K x 2K
CUDA baseline 59.97 225.95 879.34
CUDA optimized 57.65 216.66 843.11
5.1. CUDA optimizations
When each thread accesses to global memory to load its four pixels into shared memory, coalescing is ensured
but conﬂicts arise on shared memory banks: The stride in the access pattern to memory is s = 4, and therefore, only
four out of the sixteen banks are utilized on each half-warp. We have solved this issue by inserting a ﬁfth null value
from each thread, which transforms the stride into s = 5 to guarantee concurrent access to all sixteen banks. Table 3
reveals modest performance gains, in line with our implementation eﬀort.
6. Performance analysis
6.1. GPU proﬁling
Now that the optimal GPU version has been attained, we may split its execution time into constituent steps for
completing a quick proﬁling process. Table 4 reveals this breakdown, where we can see that each 1D-FWT phase
contributes with a similar computational weight, but communication time predominates over calculations. This is a
consequence of the nature of a 3D-FWT algorithm, which lacks of arithmetic intensity but handles big data volumes.
We believe this communication cost can be removed as long as the 3D-FWT represents a small fraction of a video
processing application where the input video has to be transferred into GPU memory anyway, which represents a
frequent case in real practice. Moreover, newer CUDA programming tools and underlying hardware allow to overlap
data transfers via PCI-express with internal GPU computations, which may alleviate this overhead.
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Figure 3: The way 3D-FWT is implemented in CUDA using interleaved accesses to video frames.
6.2. Comparison between platforms
Table 5 summarizes the optimal execution times we have obtained on each hardware platform at the end of our
parallelization eﬀort when the 3D-FWT is applied to a video of 64 frames of diﬀerent sizes. A similar programming
eﬀort and hardware cost was invested on each platform.
The GPU version exhibits better performance and scalability, with solid gains in all cases. The GPU speed-up
factor extends into 15x factor in the most favorable case, the bigger we may run on the GPU due to video memory
constraints. In general, the GPU acceleration keeps in the expected range for a class of algorithms like the 3D-FWT
with low arithmetic intensity, pseudo-regular access patterns and intricate loop traversing.
6.3. Combined tuning
The CPU and the GPU execution time may be confronted from a performance analysis viewpoint, but with a
more realistic and proﬁtable perspective we may travel to a tantalizing scenario: A bi-processor platform, where each
hardware contributes to speed-up the application, either enabling few CPU cores or an army of streaming processors.
A straightforward high-level process may partition the 3D-FWT loops to assign 1D-FWT computations to CPU
or GPU inversely to their estimated latency, which can be taken from those times reported in Table 5. For example,
when communication cost is considered, three 1Kx1K 1D-FWTs will be assigned to the GPU for each one computed
on the CPU, and when this cost is neglected, up to ﬁfteen 2Kx2K 1D-FWT may be computed on the GPU for a single
on the CPU.
A combined eﬀort is also feasible on applications performing 3D-FWTs over a list of queued videos on a batch
processing basis: Larger videos are mapped to the GPU, whereas smaller ones stay on the CPU for an even workload
balance on each platform to mazimize task parallelism.
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Table 4: CUDA execution times (in msecs.) for our optimal tiled 3D-FWT implementation on an input video containing 64 frames
of increasing sizes. Breakdown into major stages, where steps 3 and 4 complete the 2D-FWT and steps 1 and 5 represent the
communication cost, which is removed in the last row.
Frame size
3D-FWT stage 512x512 1Kx1K 2Kx2K
1. CPU to GPU transfer 21.57 83.42 332.17
2. 1D-FWT on frames 4.03 14.26 55.79
3. 1D-FWT on rows 5.04 18.02 68.54
4. 1D-FWT on cols 5.19 17.33 65.94
5. GPU to CPU transfer 21.82 83.63 320.67
Computational time (2-4) 14.61 49.59 190.27
Table 5: Summary of execution times (msecs.) for the 3D-FWT (GPU factor gains between parenthesis).
Platform and Frame size
code version 512 x 512 1K x 1K 2K x 2K
CPU using an optimal number of threads 156.09 655.33 2843.43
CUDA optimized (see 1-5 in Table 4) 57.65 (2.7x) 216.66 ( 3.0x) 843.11 (3.4x)
CUDA computational (see 2-4 in Table 4) 14.61 (10.7x) 49.59 (13.2x) 190.27 (15.0x)
Overall, our programming eﬀorts on multicore CPUs and manycore GPUs provide multiple chances for a com-
patible scenario where they may cooperate for an additional performance boost.
7. Summary and conclusions
In this paper, diﬀerent alternatives and programming techniques have been introduced for an eﬃcient paralleliza-
tion of the 3D Fast Wavelet Transform on multicore CPUs and manycore GPUs. OpenMP and Pthreads were used on
the CPU to expose task parallelism, whereas CUDA was selected for exploiting data parallelism on the GPU with an
explicit memory handling.
Similar programming eﬀorts and hardware costs were invested on each side for a fair architectural comparison,
where GPU speed-up extends between 3x and 15x depending on problem size. This fulﬁlls our expectations for a
class of algorithms like the 3D-FWT, where we face low arithmetic intensity and high data bandwidth requirements.
Our performance gains also enable the GPU for real-time processing of the 3D-FWT in the near future, given that
GPUs are highly scalable and become more valuable for general-purpose computing in the years to come.
Following this trend, the 3D-FWT may beneﬁt extraordinarily given its leading role for understanding video
contents in applied scientiﬁc areas and performing video compression in multimedia environments. Our work is part
of the developing of an image processing library oriented to biomedical applications. Future achievements include
the implementation of each step of our image analysis process so that it can be entirely executed on GPUs without
incurring penalties from/to the CPU. Our plan also includes porting the code to CPU/GPU clusters.
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